“Secured AES 256 Using Verilog”, iesijmer, vol. 1, no. 1, pp. 37–44, Mar. 2025, Accessed: Jul. 04, 2025. [Online]. Available: https://iescepublication.com/index.php/iesijmer/article/view/5