Secured AES 256 Using Verilog. iesijmer. 2025;1(1):37-44. Accessed February 11, 2026. https://iescepublication.com/index.php/iesijmer/article/view/5