Secured AES 256 Using Verilog. (2025). IES International Journal of Multidisciplinary Engineering Research, 1(1), 37-44. https://iescepublication.com/index.php/iesijmer/article/view/5