2025. Secured AES 256 Using Verilog. IES International Journal of Multidisciplinary Engineering Research. 1, 1 (Mar. 2025), 37–44.